



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/606,240	06/26/2003	Yasuhiko Tsukikawa	67161-047	4239
7590	06/24/2004		EXAMINER	
McDermott, Will & Emery 600 13th Street, N.W. Washington, DC 20005-3096				LE, THONG QUOC
		ART UNIT		PAPER NUMBER
		2818		

DATE MAILED: 06/24/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

AK

<b>Office Action Summary</b>	Application No.	Applicant(s)	
	10/606,240	TSUKIKAWA ET AL.	
	Examiner	Art Unit	
	Thong Q. Le	2818	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on \_\_\_\_\_.
- 2a) This action is **FINAL**.                            2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-13 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-3,12 and 13 is/are rejected.
- 7) Claim(s) 4-11 is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_.

**DETAILED ACTION**

1. Claims 1-13 are presented for examination.

***Information Disclosure Statement***

2. This office acknowledges receipt of the following items from the Applicant:  
Information Disclosure Statement (IDS) filed on 6/26/2003.
3. Information disclosed and list on PTO 1449 was considered.

***Priority***

4. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

***Specification***

5. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

***Claim Rejections - 35 USC § 102***

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

7. Claims 1-3, 12-13 are rejected under 35 U.S.C. 102(b) as being anticipated by Tomishima et al. (U.S. Patent No.5,724,293).

Regarding claims 1, 12-13 Tomishima et al. disclose a semiconductor memory device (Figure 8) comprising:

a plurality of memory cells (MC) arranged in rows and columns (Figure 8, MA), said plurality of memory cells (Figure 3) being divided into a plurality of storage units each formed of the two memory cells (MC1, MC2) bearing complementary data (Figure 3);

a plurality of bit lines (Figure 3, BL, /BL) forming pairs each including the two bit lines and arranged corresponding to the columns of said memory cells, respectively;

a plurality of word lines (Figure 8, WL) arranged corresponding to the rows of said memory cells, respectively, and extending in a direction crossing said plurality of bit lines (Figure 8); and

a plurality of cell plates (Figure 3, C) provided corresponding to said storage units, respectively, and each isolated at least electrically from the others, wherein each of said plurality of memory cells (Figure 3) includes:

a select transistor (MT) connected between the corresponding bit line and a storage node, and being turned on or off in accordance with a voltage on the corresponding word line (Figure 3), and

a capacitor (Figure 3, C) connected between said storage node and the corresponding cell plate (Figure 3).

Regarding claims 2-3, Tomishima et al. disclose wherein gates of the select transistors in said two memory cells forming the same storage unit are connected to the word lines different from each other, respectively (Figure 3), and wherein each of said plurality of memory cells further includes an active region extending (Figure 3) in an extending direction of the corresponding bit line and defining a formation region of said select transistor, said active region extends continuously through a portion between the two memory cells neighboring to each other in the extending (Figure 3) of the corresponding bit line, and said semiconductor memory device further comprises: a bit line contact provided for each of sets each including the neighboring two memory cells, and electrically connecting the corresponding active region to the corresponding bit line (Figure 3).

#### ***Allowable Subject Matter***

8. Claims 4-11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 4-11 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Tomishima et al. (U.S. Patent No. 5,724,293), and others, does not

teach the claimed invention having gates of the select transistors in the two memory cells forming the same storage unit are connected to the same word line.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
Thong Q. Le  
Primary Examiner  
Art Unit 2818

**THONG LE**  
**PRIMARY EXAMINER**